

ELECTRONIC DEVICE HAVING EXTERNAL TERMINALS WITH LEAD-FREE
METAL THIN FILM FORMED ON THE SURFACE THEREOF

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to an electronic device in which a lead-free (hereinafter referred to as "Pb-free") metal thin film containing tin (hereinafter referred to as "Sn") as a main component is formed on the
10 surfaces of external terminals.

2. Description of the Prior Art

Electronic apparatuses which are used in a wide variety of fields are assembled of various electronic devices such as a semiconductor integrated circuit
15 (hereinafter referred to as "IC"), a transistor, a capacitor, a resistor and an inductor. To assemble such electronic apparatuses, a circuit board on which a circuit pattern formed by a electrical conducting layer is printed in advance is used, and a plurality of electronic devices
20 are mounted on the circuit board. More specifically, the external terminals of the electronic device are electrically connected and physically attached to a portion of the circuit pattern with a low-melting solder. To secure reliability of connection between the electronic
25 device and the circuit board, in a metal thin film, which is made generally of a Sn-Pb alloy is formed in advance on the surface of the external terminals of the electronic

device by a surface treatment method such as electroplating. (Hereinafter, "reliability of connection between the electronic device and the circuit board" is referred to as "bonding reliability".)

5 However, Pb presents a danger to public health and causes environmental pollution when a used electronic apparatus is discarded. Thus, a use of the Sn-Pb alloy is not desirable from the viewpoint of environmental protection. Under such circumstances, a material
10 comprising a Sn-based alloy containing no Pb, which is the so-called Pb-free Sn-based alloy, is required to be used as the low-melting solder. It is also required that a metal thin film comprising the Pb-free Sn-based alloy is formed on the surface of a lead base material of an electronic
15 device by plating.

 When the metal thin film comprising the Pb-free Sn-based alloy is formed on the surface of the base member by plating, it is important that the metal thin film, which does not impair the wettability of the low-melting solder
20 and can secure bonding reliability, is formed regardless of which metal is chosen as an additive metal to be added to Sn. As an example, an electronic device in which a Sn-bismuth (hereinafter referred to as "Sn-Bi") alloy is plated on the surface of a base member as a metal thin film
25 is widely known. As in the case of Pb in the above Sn-Pb alloy, Bi is a metal which forms a low-melting alloy together with Sn and lowers the melting point of the alloy.

Applying the Sn-Bi alloy to the metal thin film of external terminals is disclosed in Japanese Patent Laid-Open Publication Nos. 2000-174191, 2001-257303, Hei 11-330340, 2001-53211, 2002-151838, 2002-141456 and Hei 11-251503, and
5 United States Patent Nos. US6195248, US6392293 and US6395583, and United States Patent Application Publication No. US2002/0019077.

When a Sn-Bi alloy is used as the above Pb-free Sn-based alloy and a metal thin film comprising the Sn-Bi
10 alloy is formed on the surface of a base member by plating, the growth of fine metal whiskers is liable to occur on the surface of the external terminal when an electronic device is subjected to an acceleration test such as a temperature cycling test after production of the electronic device, as
15 compared with a case where the metal thin film is formed by use of an Sn-Pb alloy. Further, it is concerned that these whiskers may make short-circuit between the adjacent external terminals. Such short-circuit is more likely to take place in a semiconductor device such as an IC in which
20 a plurality of external terminals are derived from the periphery of a package body at minute intervals. In addition, since the Sn-Bi alloy has poor ductility, bending cracks (hereinafter simply referred to as "cracks") are liable to occur in the Sn-Bi alloy layer when the external
25 terminals are bent upon, e.g., implementation of the electronic device. Therefore, suppression of the occurrences of whiskers growth and cracks formation is

significantly important when a metal thin film comprising a Pb-free Sn-based alloy is formed on the surface of a base member of an electronic device by plating.

5 This discussion for suppressing the occurrences of whiskers growth and cracks formation in a Pb-free metal thin film, formed on the surface of a base member are made in Japanese Patent Laid-Open Publication Nos. 2000-174191, 2001-257303 and Hei 11-330340.

Japanese Patent Laid-Open Publication No. 2000-
10 174191 discloses a semiconductor device having a lead of which a cross sectional structure is shown in Fig. 12. The lead of the semiconductor device is formed by plating a lower layer 102 which comprises an Sn-Bi alloy having a Bi content of 0.7 wt% (weight %), an intermediate layer 103
15 which comprises an Sn-Bi alloy having a Bi content of 0.7 to 2.3 wt% and an upper layer 104 which comprises an Sn-Bi alloy having a Bi content of 2.3 wt% on a surface of a base member 101. The three Sn-Bi alloy layers having different Bi contents have such a concentration gradient that the
20 contents of the alloy components increase in a plating film thickness direction.

Further, Japanese Patent Laid-Open Publication No. 2001-257303 discloses a lead material for electronic devices which has a cross sectional structure as shown in
25 Fig. 13. On a surface of a base member 111 of the lead material for electronic devices, a plating layer 112 which comprises an Sn-Cu alloy having a Cu content of 0.4 to 5

wt% and a film thickness of 1 to 15 micrometers
(hereinafter referred to as "MIC") is formed.

Further, Japanese Patent Laid-Open Publication No.
Hei 11-330340 discloses a semiconductor device having a
5 lead of which a cross sectional structure is shown in Fig.
14. The lead of the semiconductor device is formed by
plating a lower layer 122 which comprises an Sn-Bi alloy
having a Bi content of 0 to 1 wt% and a film thickness of 1
to 14 MIC and an upper layer 123 which comprises an Sn-Bi
10 alloy having a Bi content of 1 to 10 wt% and a film
thickness of 1 to 12 MIC on a surface of a base member 121.

It is, however, recognized by present inventor
that the above prior arts have the following problems.

The conventional semiconductor devices use the Pb-
15 free Sn-based alloys as the metal thin films to be formed
on the surfaces of the base members, and the metal thin
films are formed by multilayer plating so as to suppress
the occurrences of whiskers growth and cracks formation, so
that a plating step becomes complicated and costs of a
20 plating process is driven up.

Further, along with the multilayer plating
structures, strict control of the contents of the metals to
be added to Sn becomes difficult.

In addition, since the contents of the metals to
25 be added to Sn and the plating film thicknesses are not
adjusted to right values in accordance with the kinds of
the metals to be added to Sn, it is difficult to

sufficiently suppress the occurrences of whiskers growth and cracks formation.

For example, it is known that when the above Sn-Bi alloy is plated as a metal thin film to be formed on the surface of a base member of an external terminal, reliability of connection between the external terminal and a circuit board after the electronic device is mounted on the circuit board by soldering is significantly influenced by the content of Bi in the metal thin film. Therefore, it is an important point for guaranteeing product quality to strictly control the Bi content in the metal thin film. For that purpose, the content of Bi in the metal thin film is estimated with high accuracy in a non-destructive manner by a method such as a fluorescent X-ray analysis.

15

SUMMARY OF THE INVENTION

According to an aspect of the present invention, there is provided an electronic device that includes a plurality of external terminals each having a base member and a metal thin film formed in direct contact with a surface of the base member, the metal thin film being made of an alloy of tin and bismuth and the bismuth being contained in the alloy so as to satisfy any one of the following conditional expressions;

25

(a) $20 \leq X_m \leq 25$ and $0.5 \leq C_{am} \leq 4.5$,

(b) $15 \leq X_m \leq 20$ and $0.7 \leq C_{am} \leq 4.5$,

(c) $10 < X_m \leq 15$ and $4.5 \leq C_{am} \leq 6.0$,

wherein X_m indicating the thickness (MIC) of the metal thin film and C_{am} indicating wt % of the bismuth in the metal thin film.

5 According to another aspect of the present invention, there is provided an electronic device that includes a plurality of external terminals each having a base member and a metal thin film formed in direct contact with a surface of the base member,

10 the metal thin film being made of an alloy of tin and bismuth and the bismuth being contained in the alloy so as to satisfy any one of the following conditional expressions;

(a) $10 < X_m \leq 25$, $0.5 \leq C_{am} \leq 6.0$ and $-8C_{am} + 46 < X_m \leq -$
15 $8C_{am} + 54$,

(b) $10 < X_m \leq 25$, $0.5 \leq C_{am} \leq 6.0$ and $-5C_{am} + 25 \leq X_m \leq -$
 $8C_{am} + 46$,

(c) $10 < X_m \leq 25$, $0.5 \leq C_{am} \leq 6.0$ and $-5C_{am} + 15 \leq X_m < -$
 $5C_{am} + 25$,

20 wherein X_m indicating the thickness (MIC) of the metal thin film and C_{am} indicating wt % of the bismuth in the metal thin film.

 In the electronic device thus constructed according to the present invention, the occurrences of
25 whiskers growth and cracks formation on the external terminals thereof can be sufficiently suppressed under the simple structure of the metal thin film formed in direct

contact with the surface of the base member, and the Bi content added to Sn can be controlled strictly.

BRIEF DESCRIPTION OF THE DRAWINGS

5 The above and other objects, advantages and features of the present invention will be more apparent from the following description taken in conjunction with the accompanying drawings, in which:

10 Fig. 1 is an oblique perspective view of an electronic device which is a first embodiment of the present invention;

 Fig. 2A is a plan view of the electronic device of Fig. 1;

15 Fig. 2B is a cross sectional view along the line I-I of Figs. 1 and 2A;

 Fig. 3 is a schematic diagram showing a cross sectional structure of a portion of an external terminal of the electronic device of Fig. 1;

20 Fig. 4 is a diagram showing an example of ranges of preferred combinations of the Bi content and plating film thickness of a Sn-Bi alloy layer formed on the external terminal of the electronic device of Fig. 1;

 Fig. 5 is a diagram showing another example of ranges of preferred combinations of the Bi content and
25 plating film thickness of the Sn-Bi alloy layer formed on the external terminal of the electronic device of Fig. 1;

 Fig. 6 is a diagram showing the results of

evaluation of whiskers in the relationship between the Bi content and plating film thickness of the Sn-Bi alloy layer formed on the external terminal of the electronic device of Fig. 1;

5 Fig. 7 is a diagram showing the occurrence of cracks in the relationship between the Bi content and plating film thickness of the Sn-Bi alloy layer formed on the external terminal of the electronic device of Fig. 1;

10 Fig. 8 is a diagram showing the evaluation results of variations in measurement of plating composition in the relationship between the Bi content and plating film thickness of the Sn-Bi alloy layer formed on the external terminal of the electronic device of Fig. 1;

15 Fig. 9 is a schematic diagram showing a cross sectional structure of a portion of an external terminal of an electronic device which is a second embodiment of the present invention;

20 Fig. 10 is a schematic diagram showing a cross sectional structure of a portion of an external terminal of an electronic device which is a third embodiment of the present invention;

 Fig. 11A is an oblique perspective view of an example of an electronic device (lead-insertion-type transistor) to which the present invention is applied;

25 Fig. 11B is an oblique perspective view of an example of an electronic device (surface-mounting-type transistor) to which the present invention is applied;

Fig. 11C is an oblique perspective view of an example of an electronic device (electrolytic capacitor) to which the present invention is applied;

Fig. 12 is a schematic diagram showing a cross sectional structure of a portion of lead of a conventional semiconductor device;

Fig. 13 is a schematic diagram showing a cross sectional structure of a portion of a conventional lead material for electronic devices; and

Fig. 14 is a schematic diagram showing a cross sectional structure of a portion of lead of a conventional semiconductor device.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The invention will be now described herein with reference to illustrative embodiments. Those skilled in the art will recognized that many alternative embodiments can be accomplished using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purpose. In the following description, a resin sealed IC will be used as an example of the electronic device.

(First embodiment)

Referring now to Fig.1, Fig.2A and Fig.2B, a resin sealed IC 10 has such a constitution that a plurality of external terminals 2 is derived from both sides of a package body 1 which is encapsulated with a resin. A base

member 2a of the external terminal 2 is composed of a
conductive material, e.g., an iron-nickel alloy
(hereinafter referred to as "Fe-Ni alloy"). A metal thin
film 3 made of a Sn-Bi alloy is formed in direct contact
5 with the surface of the base member 2a by a surface
treatment method such as electroplating.

In the package body 1, an IC chip 4 is bonded on a
die pad 5 with an adhesive or the like which is not shown.
Pad electrodes 6 which are formed on the surface of the IC
10 chip 4 are electrically connected to corresponding internal
lead portions 2b by, for example, bonding wires 7. The
base member 2a of the external terminal 2 extends to a
corresponding internal lead portion 2b. These are
integrally formed.

15 In the present embodiment, the metal thin film 3
is made of the Sn-Bi alloy layer 3a. The content of the Bi
in the Sn-Bi alloy layer 3a (hereinafter referred to as
"the Bi content") is within a range of 0.5 to 6.0 wt%. The
thickness of the Sn-Bi alloy layer 3a (hereinafter referred
20 to as "the film thickness") is controlled to fall within a
range of over 10 to 25 MIC. Since the Sn-Bi alloy layer 3a
is formed in direct contact with the surface of the base
member 2a by electroplating, costs of a plating process
cannot be driven up. Further, the film thickness is so
25 controlled as to be within a right range in accordance with
the Bi content.

Fig. 4 is a diagram showing an example of regions

of preferred combinations of the Bi content and the film thickness when the Sn-Bi alloy layer 3a is formed in direct contact with the surface of the base member 2a. In Fig. 4, the diagram is shown on an orthogonal coordinate system, wherein X axis stands for C_{am} indicating wt% of Bi in the Sn-Bi alloy layer 3a, Y axis stands for X_m indicating the thickness (MIC) of the Sn-Bi alloy layer 3a and preferred combinations of C_{am} and X_m are expressed as corresponding coordinate regions.

Referring to Fig. 4, the content of Bi is within a range of 0.5 to 6.0 wt%, and the film thickness is controlled so as to fall within a right range in accordance with the Bi content. For example, when the wettability of a low-melting Pb-free solder is important, the Bi content is required about 4 wt% and above, and by adjusting the film thickness to be within the range of over 10 to 15 MIC, the superior physical properties can be attained on the whole. On the other hand, when it is required to keep the Bi content less than 1 wt%, the film thickness is controlled to be within a range of 20 to 25 MIC. Hereinafter, first embodiment will be described in detail.

A region P1 shown in Fig. 4 indicates that the film thickness is preferably controlled to be within the range of 20 to 25 MIC when the Bi content is within a range of 0.5 to 4.5 wt%. A region P2 indicates that the film thickness is preferably controlled to be within the range of 15 to 20 MIC when the Bi content is within a range of

0.7 to 4.5 wt%. A region P3 indicates that the film thickness is preferably controlled to be within the range of over 10 to 15 MIC when the Bi content is within a range of 4.5 to 6.0 wt%. By controlling the film thickness so as to fall within the right ranges in accordance with the Bi content as described above, the occurrences of whiskers growth and cracks formation in the Sn-Bi alloy layer 3a can be sufficiently suppressed without impairing the wettability of the low-melting solder. Further, since the accuracy of estimation of the Bi content can be also improved, exact management of the Bi content becomes possible, and reliability of bonding between the external terminal and a mounting board can be secured.

Then, referring to Fig. 5, a region Q1 shown in Fig. 5 is a region wherein a combination of C_{am} indicating wt% of the Bi of the Sn-Bi alloy layer 3a and X_m indicating the thickness (MIC) of the Sn-Bi alloy layer 3a satisfies all the following expressions:

$$10 < X_m \leq 25, 0.5 \leq C_{am} \leq 6 \text{ and } -5C_{am} + 25 \leq X_m \leq -8C_{am} + 46.$$

When a combination of C_{am} and X_m is within the region Q1, the Sn-Bi alloy layer 3a is free from the occurrence of cracks formation in bending the external terminal 2 and the occurrence of whiskers growth.

A region Q2 shown in Fig. 5 is a region wherein a combination of C_{am} and X_m satisfies all the following expressions:

10 < $X_m \leq 25$, $0.5 \leq C_{am} \leq 6$ and $-5C_{am} + 15 \leq X_m < -5C_{am} + 25$.

When a combination of C_{am} and X_m is within the region Q2, the Sn-Bi alloy layer 3a has no cracks formation occurring in bending the external terminal 2, although the occurrence of very short whiskers growth, which cannot make a short-circuit between the adjacent terminals, may still be barely observed in the Sn-Bi alloy layer 3a.

A region Q3 shown in Fig. 5 is a region wherein a combination of C_{am} and X_m satisfies all the following expressions:

10 < $X_m \leq 25$, $0.5 \leq C_{am} \leq 6$ and $-8C_{am} + 46 < X_m \leq -8C_{am} + 54$.

When a combination of C_{am} and X_m is within the region Q3, the Sn-Bi alloy layer 3a is free from the occurrence of whiskers growth, although fine cracks, which are not large enough to reach the base member, may be observed in bending the external terminal 2.

Therefore, when neither the cracks formation in bending the external terminal 2 nor the whiskers growth is acceptable, a combination of C_{am} and X_m must be adjusted so as to fall within the region Q1.

Further, when the occurrence of fine cracks which are not large enough to reach the base member is permitted, although the whiskers growth is not acceptable, a combination of C_{am} and X_m should be adjusted to fall within the region Q1 or Q2. More specifically, a combination of C_{am} and X_m should be adjusted so as to satisfy all the

following expressions:

$$10 < X_m \leq 25, 0.5 \leq C_{am} \leq 6, -5C_{am} + 15 \leq X_m < -8C_{am} + 46.$$

Meanwhile, when a few, very short whiskers growth, which will never make a short-circuit between the adjacent external terminals, is acceptable although the cracks formation in bending the external terminal 2 is not acceptable, a combination of C_{am} and X_m should be adjusted to fall within the region Q1 or Q3. More specifically, a combination of C_{am} and X_m should be adjusted so as to satisfy all the following expressions:

$$10 < X_m \leq 25, 0.5 \leq C_{am} \leq 6 \text{ and } -5C_{am} + 25 < X_m \leq -8C_{am} + 54.$$

In addition, when a few, very short whiskers growth and the fine cracks, which are not large enough to reach the base member, occurred in bending the external terminal 2 are acceptable, a combination of C_{am} and X_m should be adjusted to fall within any one of the regions Q1, Q2 and Q3. More specifically, a combination of C_{am} and X_m should be adjusted so as to satisfy all the following expressions:

$$10 < X_m \leq 25, 0.5 \leq C_{am} \leq 6 \text{ and } -5C_{am} + 15 \leq X_m \leq -8C_{am} + 54.$$

In this case, a permissible range of a combination of C_{am} and X_m is significantly expanded, thereby improving productivity.

Next, evaluation results from which the regions of Figs. 4 and 5 have been derived will be described.

(1) About Wettability of Solder

In the Sn-Bi alloy layer 3a, the wettability of a solder improves as the Bi content increases. However, even if the Bi content becomes zero, in other words, Sn
5 constitutes 100%, the wettability of the solder is still acceptable from a practical standpoint. Meanwhile, it has been confirmed that when the film thickness is about 3 MIC and below, it becomes difficult to keep up sufficient wettability due to the occurrence of pinholes and the like
10 therein, so that the film thickness is desirably adjusted to about 5 MIC and above, more preferably over 10 MIC. Thus, no deterioration in the wettability of the solder occurs by adjusting the Bi content to falling within the range of 0.5 to 6.0 wt% and the film thickness to falling
15 within the range of over 10 to 25 MIC, as shown in Fig. 4 or 5.

(2) About Whiskers

The whiskers growth was evaluated as follows:
preparing a plurality of samples having different
20 combinations of the Bi content and the film thickness, wherein the Sn-Bi alloy layer 3a of each of a plurality of samples is formed by plating, keeping the samples in an atmosphere where whiskers growth often occurs for a predetermined time, then
25 observing the whiskers.

Fig. 6 shows an orthogonal coordinate system similar to that of Fig. 4 or 5 which shows the observation

results for the whiskers growth. A symbol N denotes a coordinate point corresponding to a combination of C_{am} and X_m of the sample in which no whiskers growth was observed. A symbol A denotes a coordinate point corresponding to a combination of C_{am} and X_m a sample in which fine nodules were observed. A symbol B denotes a coordinate point corresponding to a combination of C_{am} and X_m of a sample in which very short whiskers growth which cannot make short-circuit between the adjacent external terminals was barely observed. A symbol C denotes a coordinate point corresponding to a combination of C_{am} and X_m of a sample in which a number of whiskers growth were observed. A symbol D denotes a coordinate point corresponding to a combination of C_{am} and X_m of a sample in which whiskers having the potential of making short-circuit between the adjacent external terminals are observed.

The following can be taught by referring to Fig. 6.

(1) With a Bi content of lower than about 3 wt%, the whiskers growth is hardly observed by adjusting the film thickness to about 10 MIC and above.

(2) With a Bi content of about 5 wt% and above, the whiskers growth can be inhibited even if the plating film is thin.

(3) When a combination of C_{am} and X_m is in a region above a first line represented by a formula $X_m = -5C_{am} + 15$, i.e., a region which satisfies $-5C_{am} + 15 \leq X_m$, only very short whiskers growth, which cannot make short-

circuit between the adjacent external terminals, is barely observed, and multiple whiskers growth are not observed.

(4) When a combination of C_{am} and X_m is in a region above a second line represented by a formula $X_m = -5C_{am} + 25$, i.e., a region which satisfies $-5C_{am} + 25 \leq X_m$, no whiskers growth is observed.

Thus, the following is understood with respect to the whiskers growth. That is, when the Sn-Bi alloy layer 3a is used as the metal thin film 3, the whiskers growth can be suppressed sufficiently, even with a plating structure in direct contact with the surface of the base member 2a, by adjusting a combination of C_{am} and X_m to fall within any one of the regions P1, P2 and P3 shown in Fig. 4 or any one of the regions Q1, Q2 and Q3 shown in Fig. 5.

15 (3) About Cracks

The cracks formation was evaluated by using, as a sample to be evaluated, a resin-sealed semiconductor device (not shown) comprising a TQFP (Thin Quad Flat Package) having 80 pins. An external terminal of the not-shown semiconductor device is formed by electroplating a Sn-Bi alloy as a metal thin film 3 on the surface of a base member comprising a Fe-Ni alloy. A cross section of the external terminal has the same structure as that of Fig. 2. Further, a plurality of samples having different combinations of the Bi content, C_{am} in wt%, and plating film thickness, X_m in MIC, of the Sn-Bi alloy layer 3a were prepared so as to evaluate the cracks formation in the Sn-

Bi alloy layers 3a at lead bended "R" portions (shown in Fig.2) of the external terminals of the samples after the external terminals have gone through lead bending procedure. Fig. 7 is a diagram showing an orthogonal coordinate system similar to Fig. 4 or 5 which shows the cracks formation in the Sn-Bi alloy layers 3a in bending the external terminal 2. In Fig. 7, a symbol \circ (white circle) denotes a coordinate point corresponding to a combination of C_{am} and X_m of a sample in which no cracks formation was observed. A symbol Δ (trigon) denotes a coordinate point corresponding to a combination of C_{am} and X_m of a sample in which the fine cracks formation being not large enough to reach the base member was observed. A symbol \times (multiple mark) denotes a coordinate point corresponding to a combination of C_{am} and X_m of a sample in which the cracks formation coming down to the base member was observed.

The following can be taught by referring to Fig. 7.

- (1) Taken as a whole, the cracks formation is reduced as the film thickness and the Bi content decrease.
- (2) With the film thickness of about 10 MIC and below, only fine cracks formation can be observed even if the Bi content is about 5 wt%.
- (3) With the film thickness of about 20 MIC, the cracks formation can be observed even if the Bi content is about 4 wt%.
- (4) When a combination of C_{am} and X_m is in a region below a third line represented by a formula $X_m = -$

8Cam + 54, i.e., a region which satisfies $X_m \leq -8C_{am} + 54$, only the fine cracks formation which is not large enough to reach the base member is observed, and no cracks formation coming down to the base member was observed.

5 (5) When a combination of C_{am} and X_m is in a region below a fourth line represented by a formula $X_m = -8C_{am} + 46$, i.e., a region which satisfies $X_m \leq -8C_{am} + 46$, no cracks formation including micro cracks is observed at all.

10 Thus, the following is understood with respect to the cracks formation. That is, it is preferred to keep the Bi content at about 3 wt% or lower and the film thickness at about 10 MIC or smaller, and it is undesirable to have a Bi content of about 4 wt% or higher and a film thickness of
15 about 20 MIC or larger.

 Consequently, when the Sn-Bi alloy layer 3a is used as the metal thin film 3, the cracks formation can be suppressed sufficiently by adjusting a coordinate point corresponding to a combination of C_{am} and X_m to fall within
20 any one of the regions P1, P2 and P3 shown in Fig. 4 or any one of the regions Q1, Q2 and Q3 shown in Fig. 5.

(4) About Accuracy of Measurement of Bi Content

 Fig. 8 is a diagram illustrating, on an orthogonal coordinate system similar to that shown in Fig. 4 or 5, an
25 example of evaluating variations in the results of measurements of the Bi contents. The Bi content was measured by use of a fluorescent X-ray analysis using a

proportional counter as a detector. In Fig. 8, numeral allocated to each of the coordinate points represents coefficient of variation of the observed values for the content of Bi in Sn-Bi alloy layer 3a which has C_{am} and X_m corresponding to each of the coordinate points.

(Coefficient of variation is obtained by dividing standard deviation of the results of fixed-point repetitive measurements by their average value.) The smaller the value is, the smaller the variation in the measured values of the Bi content.

The following can be taught by referring to Fig. 8.

(1) In a region where the film thickness is over about 10 MIC, the Bi content can be measured with practical accuracy.

(2) In a region where the film thickness is as thin as about 5 MIC and the Bi content is less than about 1 wt%, variations become extremely large, and measurement accuracy deteriorates.

Thus, to take strict control of composition within a region where the Bi content is less than about 1 wt%, the film thickness must be about 10 MIC and above.

Consequently, when the Sn-Bi alloy layer 3a is used as the metal thin film 3, variations in measurement of the Bi content can be controlled and measurement accuracy can be improved by adjusting a coordinate point corresponding to a combination of the Bi content and the film thickness to fall within any one of the regions P1, P2

and P3 shown in Fig. 4 or the regions Q1, Q2 and Q3 shown in Fig. 5.

(5) About Bonding Reliability

When an electronic device having an Sn-Bi alloy
5 layer 3a plated on the surfaces of external terminals is implemented on a circuit board or the like by an Sn-Bi alloy solder, the total Bi content in the implemented/bonded system (plating + soldering) determines bonding reliability for the assembled circuit board. Thus,
10 to secure bonding reliability, the Bi content in the Sn-Bi alloy layer 3a must be so controlled as to fall within a range corresponding to the implemented/bonded system. With the film thickness of about 10 MIC and above, sufficient measurement accuracy can be maintained and bonding
15 reliability can be secured even if the Bi content is less than 1%.

The foregoing regions shown in Fig. 4 were established based on the results of evaluations and considerations of the wettability, occurrence of whiskers
20 growth, occurrence of cracks formation, variation in measurement of the Bi content and bonding reliability. Further, the regions shown in Fig. 5 were also set based on the results of evaluations and considerations of the wettability, occurrence of whiskers growth, occurrence of
25 cracks formation, variation in measurement of the Bi content and bonding reliability, particularly in consideration of the first and second lines of Fig. 6 and

the third and fourth lines of Fig. 7.

Thus, according to the resin sealed IC 10 of the first embodiment, the Sn-Bi alloy layer 3a, which is formed in direct contact with the surface of the base member 2a of the external terminal 2 through plating, is formed as the metal thin film 3. Further, the Bi content is within a range of 0.5 to 6.0 wt%. In addition, the film thickness is controlled within a range of over 10 to 25 MIC in accordance with the Bi content so that a combination of the Bi content and the film thickness would fall within any one of the regions shown in Fig. 4 or 5. Hence, the occurrences of whiskers growth and cracks formation can be suppressed as an application of the electronic device without impairing the wettability of the low-melting solder. Further, the accuracy of measurement of the Bi content can also be improved, so strict control of the Bi content becomes possible, and the bonding reliability of the external terminals can be secured.

(Second Embodiment)

Fig. 9 is a schematic diagram showing a cross sectional structure of a portion of an electronic device which is a second embodiment of the present invention. The constitution of the electronic device of the second embodiment is significantly different from the constitution of the above first embodiment in that the electronic device of the second embodiment uses a Sn-silver (hereinafter referred to as Sn-Ag) alloy layer 3b in place of Sn-Bi

alloy layer 3a as a metal thin film 3. The electronic device of the second embodiment is constituted almost in the same manner as the first embodiment of Figs. 1 and 2. That is, a plurality of external terminals 2 which comprise, 5 e.g., an Fe-Ni alloy are drawn out from both sides of a package body 1 which is encapsulated with a resin, and inside the package body 1, an IC chip 4 is bonded on a die pad 5 by an adhesive or the like which is not shown. Further, pad electrodes 6 which are formed on the surface 10 of the IC chip 4 are electrically connected to corresponding internal lead portions 2b by, for example, bonding wires 7. The base member 2a of the external terminal 2 extends to a corresponding internal lead portion 2b. These are monolithically formed. Further, as a metal 15 thin film 3, the Sn-Ag alloy layer 3b is formed in direct contact with the surface of the base member 2a by a surface treatment method such as electroplating.

In the second embodiment, as shown in Fig. 9, the metal thin film 3 is made of a Sn-Ag alloy resulting from 20 addition of Ag to Sn and has a simple structure. Further, the content of Ag in the Sn-Ag alloy layer 3b is 2.0 to 4.0 wt% and the film thickness of the Sn-Ag alloy layer 3b is 15 to 25 MIC. Although specific data will be omitted, regions corresponding to preferred combinations of the Ag 25 content and the film thickness of the Sn-Ag alloy layer 3b as the metal thin film 3 in the second embodiment were set by making the same studies as those in the case of the Sn-

Bi alloy layer 3a in the first embodiment.

The second embodiment can further improve the resistance to the crack formation, as compared with the Sn-Bi alloy layer 3a of the first embodiment, by adjusting the film thickness of the Sn-Ag alloy layer 3b so as to fall within a right range in accordance with the Ag content in the Sn-Ag alloy layer 3b. However, wettability and the resistance to the whisker growth are slightly degraded as compared with the Sn-Bi alloy layer 3a of the first embodiment. Further, by choosing a preferred combination of higher Ag content and more thick plating film, external terminal's bonding reliability and the accuracy of measurement of the Ag content can be improved almost in the same manner as in the first embodiment.

Thus, same effects as those described in the first embodiment can be obtained with the constitution of the second embodiment.

(Third Embodiment)

The constitution of the electronic device of the third embodiment is significantly different from the constitution of the above first embodiment in that the electronic device of the third embodiment uses a Sn-zinc (hereinafter referred to as Sn-Zn) alloy layer 3c in place of Sn-Bi alloy layer 3a as a metal thin film 3. The electronic device of the third embodiment is constituted almost in the same manner as the first embodiment of Figs. 1 and 2. In the third embodiment, the metal thin film 3 is

made of a Sn-Zn alloy resulting from addition of Zn to Sn and has a simple structure.

Referring now to Fig. 10, a Sn-Zn alloy layer 3c is formed in direct contact with the surface of the base member 2a by a surface treatment such as electroplating. Further, the content of Zn in the Sn-Zn alloy layer 3c is 4.0 to 9.0 wt% and the film thickness of the Sn-Zn alloy layer 3c is adjusted to fall within a range of 15 to 30 MIC.

In the third embodiment, by adjusting the film thickness of the Sn-Zn alloy layer 3c so as to fall within a right range in accordance with the Zn content in the Sn-Zn alloy layer 3c, the occurrences of whiskers growth and cracks formation can be sufficiently suppressed without impairing wettability, as in the case of the first embodiment. Further, external terminal's bonding reliability and the accuracy of measurement of the Zn content can also be improved.

Thus, same effects as those described in the first embodiment can be obtained with the constitution of the third embodiment.

It is apparent that the present invention is not limited to the above embodiments, but may be modified and changed without departing from the spirit and scope of the invention. For example, in the foregoing embodiments, the lead-shaped external terminal having the metal thin film formed thereon has been described. However, the type of the external terminal is not limited to the lead type,

external terminals having any type such as a bump or film can be used as long as they can function as external terminals. Further, in the foregoing embodiments, an IC has been used as an electronic device, and the case where
5 the present invention has been applied to the external terminals of the IC has been described. However, in addition to the IC, the present invention is applicable to the external terminals of other electronic devices such as the external terminals 21 of a lead-insertion-type
10 transistor 11 as shown in Fig. 11A, the external terminals 22 of a surface-mounting-type transistor 12 as shown in Fig. 11B, and the external terminals 23 of an electrolytic capacitor 13 as shown in Fig. 11C.

Further, as a surface treatment method for forming
15 the metal thin film made of the Sn-based alloy, such as the Sn-Bi alloy, the Sn-Ag alloy and the Sn-Zn alloy, on the surface of the base member of the external terminal of the electronic device, electroplating has been described as an example thereof. However, other plating methods such as
20 electroless plating or a combination of electrolytic plating and the electroless plating can also be applied. Further, the Fe-Ni alloy has been used as an example of the base member on which the metal thin film of the Sn-based alloy is formed according to the present invention. But,
25 the base member is not limited to the Fe-Ni alloy, and a Fe-Ni-based alloy which further contains other metal components may also be used. In addition, the base member

is not limited to the Fe-Ni-based alloy, and materials such as Cu, a Cu-based alloy which contains Cu as a main component and Fe may also be used.